CACTI-3DD

www.3dic.org/CACTI-3DD

CACTI-3DD is a architecture-level integrated power, area, and timing modeling framework for 3D die-stacked off-chip DRAM main memory. CACTI-3DD includes TSV models, improves models for 2D off-chip DRAM main memory over current versions of CACTI, and includes 3D integration models that enable the analysis of a full spectrum of 3D DRAM designs from coarse-grained rank-level 3D stacking to bank-level 3D stacking.[1]



References

  1. K. Chen, S. Li, N. Muralimanohar, J. H. Ahn, J. B. Brockman, and N. P. Jouppi, “CACTI-3DD: Architecture-level modeling for 3D die-stacked DRAM main memory,” in 2012 Design, Automation Test in Europe Conference Exhibition, 2012, pp. 33–38. Available: http://dx.doi.org/10.1109/DATE.2012.6176428